



Ing. Guadalupe Evaristo Cedillo Garza †

**26 octubre 1934, 1 Diciembre 2023 † 89 años,
66 años de profesor en FIME**

**La verdadera experiencia no se limita a lo vivido,
sino que radica en la reflexión sobre lo vivido**

JAGG

Clase	Actividad	Laboratorio
PF7	Diseño Combinacional con HDL	Sesión 6
AF3	Decodificador con Display	Sesión 7
PF9	Flip Flops	Sesión 8
PF10	Pulsos de sincronía	Sesión 9
AF4	Diseño Secuencial	Sesión 10
		Sesión 11
AF5	PIA	PIA

Lo que se solicitará en últimas sesiones de laboratorio corresponde a:

PF6 a la *sesión 6*, AF3 a la *sesión 7*, PF8 a las *sesiones 8 y 9*,

AF4 a las *sesiones 10 y 11*,






El PIA asignado en clase también vale para el laboratorio

Las evidencias de aprendizaje y documentos entregables son los mismos, solo hay que cambiar los datos de la portada

Tipos formales de Flip Flops

Tipo	Nombre	Serie TTL SN 74	Flip Flops Comerciales (estándares)
D	Data o Datos	74, 564, 575, 576, 577, 874, 876	
JK	Jack Kilby	73, 107, 109, 112, 276	
SC	Set Clear	279 también llamado SR	
RS	Reset Set	Flip Flops basados en compuertas básicas retroalimentadas o partiendo de FF's comerciales	
T	Toggle		
SC	Set Clear		


EI PLD22V10 tiene 10 FFs tipo D

FF D	FF JK	FF RS	FF T	FF SC
				

Tablas características


Reset - Set

Entradas de control		Salida
R	S	Q_{n+1}
0	0	Q_n
0	1	1
1	0	0
1	1	X




Toggle

T	Q_{n+1}
0	Q_n
1	$\neg Q_n$




J - K

Entradas de control		Salida
J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	Q'



Data



D	Q_{n+1}
0	0
1	1


Proyecto

Formativo 9


Sesión 8 Lab

Circuito


1




2



3




4




Gráfica de tiempos


A




B







C



D




Sesión 8 lab y PF 9



JAGG


Tablas de excitación

Estado Presente	Estado Siguiente	Entradas de control					
Qn	Qn+1	R	S	J	K	T	D
0	0	X	0	0	X	0	0
0	1	0	1	1	X	1	1
1	0	1	0	X	1	1	0
1	1	0	X	X	0	0	1



EI PLD22V10 tiene 10 FFs tipo D

De las salidas 14 a la 23




Istype 'reg'

Sesión 9 laboratorio


Generación de Pulsos de Sincronía para Sistemas Secuenciales

Biestable




Mantienen dos estados estables

Monoestable



Generan un solo pulso ante una excitación

Astable



Producen oscilaciones continuas sin estabilidad

Multivibradores, Generadores de pulsos de sincronía

- **Biestable** (Dos estados estables, Flip-Flops)
 - RS, JK, T, D y **SC** (Eliminador de rebotes)

- **Monoestable** (Un estado estable y otro transitorio)

- Redisparables (7414, 74121)
- No redisparables (555)

Transición Positiva ↑ y Transición Negativa ↓

Manual


- **Astable** (Sin estabilidad)
 - Timer (555 y 7414)

Automático
Frecuencia Variable


JAGG

Generación de los pulsos de sincronía para los Flip Flops

1. Manual Biestable y Monoestable



2.-Automática Astable, Frecuencia variable



JAGG

Generadores de pulsos de sincronía




**Transición
Positiva**




**Transición
Negativa**

Generación de los pulsos de sincronía para los sistemas secuenciales síncronos






**Transición
Positiva**





**Transición
Negativa**

Eliminador de rebote











Rebote de contacto

Contact Bounce—Demonstrates switch bounce.





XSC2

Rebote de contacto


Contact Bounce

Contact Bounce—Demonstrates switch bounce.



Whenever a mechanical switch is pressed, the switch contacts will **bounce**, producing several very quick on and off signals. Each of these signals would be counted by a digital counter. Pressing switch **SW1** will show this effect.





Un interruptor mecánico no debe conectarse directamente al pin de reloj (CLK) de los flip-flops ni del PLD22V10, porque al presionarlo sus contactos rebotan y generan muchos pulsos indeseados en lugar de uno solo.

Además, los flancos son lentos e irregulares, lo que puede provocar errores en los registros y hacer que el circuito cambie de estado de forma incorrecta

ATF22V10

Parámetro	Descripción	Mínimo	Máximo	Unidad
tW (tWL, tWH)	Ancho del pulso de reloj (Clock Width)	3.0	6.0	ns



El ancho mínimo del pulso de reloj (tWH y tWL) debe ser de 3 ns, lo que equivale a una frecuencia máxima teórica de 166 MHz

Multivibrador Biestable

Circuito que tiene dos estados estables y permanece en uno de ellos hasta que una señal externa lo cambia al otro.


Es la base de los Flip-Flops, usados para almacenar un bit de información

Flip Flop SC SET CLEAR Eliminador de Rebotes




JAGG


Flip Flop SC



Grafica de tiempos




JAGG




T1

0

1




	1	2	3	4	5	6	7	8	9	10	11	
SW												
S	0											
C	1											
QA	1											
QB	0											
												JAGG



T2


0

1




	1	2	3	4	5	6	7	8	9	10	11
SW											
S	0	1									
C	1	1									
QA	1	1									
QB	0	0									


JAGG



T3





	1	2	3	4	5	6	7	8	9	10	11
SW											
S		1	1								
C		1	0								
QA		1	0								
QB		0	1								
JAGG											




T4

0

1




T5



T5

0

1



SW 0

S

C


QA

QB


	1	2	3	4	5	6	7	8	9	10	11
SW											
S		1	1	1	1						
C	1	1	1	1	0						
QA	0	0	0	0	0						
QB	1	1	1	1	1						

JAGG

T6




T6



	1	2	3	4	5	6	7	8	9	10	11
SW											
S					1	1					
C		1		1	0	1					
QA					0	0					
QB					1	1					

JAGG


T7



T7


0

1





	1	2	3	4	5	6	7	8	9	10	11	
SW												
S							1	1				
C		1		1		1	0					
QA							0	0				
QB							1	1				
												JAGG

T9





T9




JAGG

T1
1



JAGG




$$QA = \neg(A \& QB)$$

$$QB = \neg(B \& QA)$$


```
MODULE sc
"entradas
A,B pin 1,2;
"salidas
QA,QB pin 19,18 istype 'com';
equations
QA=! (A&QB);
QB=! (B&QA);
test_vectors
([A,B]->[QA,QB])
[0,1]->[.x.,.x.];
[1,1]->[.x.,.x.];
[1,0]->[.x.,.x.];
[1,1]->[.x.,.x.];
[1,0]->[.x.,.x.];
[1,1]->[.x.,.x.];
[1,0]->[.x.,.x.];
[1,1]->[.x.,.x.];
[0,1]->[.x.,.x.];
[1,1]->[.x.,.x.];
[0,1]->[.x.,.x.];
[1,1]->[.x.,.x.];
[1,1]->[.x.,.x.];
[0,0]->[.x.,.x.];
END
```


Form Viewer - History - JEDEC


View Object Tools Options Jump Help




JAGG








Flip Flop SC




Simulación en LiveWire

Tinkercad

0




Flip Flop SC




PROTEUS

Flip Flop SC



JAGG

Sn74LS279 QUADRUPLÉ S-R LATCHES



**Distribución de terminales
PIN OUT**

Sn74279 QUADRUPLE S-R LATCHES

INPUTS		OUTPUT Q
$\bar{S}^\dagger$	$\bar{R}$	
H	H	Q_0
L	H	H
H	L	L
L	L	$H^\ddagger$

H = high level L = low level

† For latches with double S inputs:

Q_0 = the level of Q before the indicated input conditions were established.

‡ This configuration is nonstable: that is, it may not persist when the $\bar{S}$ and $\bar{R}$ inputs return to their inactive (high) level.


H = both $\bar{S}$ inputs high

L = one or both $\bar{S}$ inputs low


**Tabla Característica
o de funcionamiento**

Sn74279 QUADRUPLE S-R LATCHES


(latches 1 and 3)




(latches 2 and 4)




Sn74279 QUADRUPLE S-R LATCHES



(latches 1 and 3)



(latches 2 and 4)



INPUTS		OUTPUT Q
$\bar{S}^\dagger$	$\bar{R}$	
H	H	Q_0
L	H	H
H	L	L
L	L	$H^\ddagger$

H = high level L = low level



† For latches with double S inputs:

Q_0 = the level of Q before the indicated input conditions were established.

‡ This configuration is nonstable: that is, it may not persist when the $\bar{S}$ and $\bar{R}$ inputs return to their inactive (high) level.


H = both $\bar{S}$ inputs high

L = one or both $\bar{S}$ inputs low




JAGG

Sn74279 QUADRUPLE S-R LATCHES



Sn74279 QUADRUPLE S-R LATCHES





JAGG

Multivibradores Monoestables

Un multivibrador monoestable es un circuito que permanece estable en un solo estado y, al recibir un pulso de disparo, cambia temporalmente al otro estado por un tiempo determinado antes de volver al inicial.

Se usa para generar un solo pulso de duración controlada





AGG

Multivibradores Monoestables




Multivibrador Monoestable






(a)




(b)

Monoestable Redisparable



LiveWire

Monoestable redisparable



LiveWire

JAGG

Monoestable redisparable

Ejemplo práctico: **Secador automático de manos**

Cuando una persona coloca las manos debajo del sensor infrarrojo, el circuito activa el ventilador y la resistencia calefactora.



Este evento genera un pulso de duración determinada (por ejemplo, 3 segundos). Si la persona mantiene las manos en el área del sensor, el circuito recibe nuevos disparos que reinician el temporizador antes de que el pulso anterior termine. De esta manera, el secador permanece encendido mientras el sensor sigue detectando presencia.

Cuando las manos se retiran, el sensor deja de generar pulsos, el temporizador termina su ciclo y el secador se apaga automáticamente después de unos segundos.



JAGG

Monoestable No Redisparable



Tip! You can select between American and European circuit symbols by choosing **Options** from the **Tools** menu and clicking on the **Symbols** tab.

555 Monostable—Uses a 555 timer in its monostable mode to provide a delayed output.



Press **SW1** to start the timer. The length of the delay can be changed by adjusting **VR1**.

Graph of XSC1



LiveWire


Monoestable No Redisparable



Tip! You can select between American and European circuit symbols by choosing **Options** from the **Tools** menu and clicking on the **Symbols** tab.

555 Monostable—Uses a 555 timer in its monostable mode to provide a delayed output.

Press **SW1** to start the timer. The length of the delay can be changed by adjusting **VR1**.



LiveWire

Monoestable No Redisparable

Aplicación práctica: **dispensador automático de papel**

En un dispensador automático de papel, el usuario pasa la mano frente a un sensor infrarrojo (IR).

Este sensor detecta el movimiento y envía un pulso de activación al circuito monoestable.


El multivibrador monoestable genera un pulso de salida con una duración predeterminada, por ejemplo 2 segundos, suficiente para que el motor gire y entregue una hoja de papel.

Durante esos 2 segundos, el circuito no responde a nuevas detecciones del sensor (porque es no redisparable), evitando que el motor siga girando sin control si el usuario mantiene la mano frente al sensor.




JAGG

Eliminador de rebotes




Transición Positiva

Monoestable Transición Positiva




PROTEUS

Monoestable Transición Positiva




PROTEUS

Eliminador de rebotes




Transición Negativa



PROTEUS

Transición Negativa

JAGG



PROTEUS


Transición Negativa

JAGG

Astable

Un multivibrador astable es un circuito electrónico que oscila continuamente entre dos estados, generando una señal cuadrada periódica sin necesidad de una señal externa. Es decir, produce pulsos automáticamente, como un generador de reloj o de sincronía



Astable



Livewire

JAGG

Multivibrador Astable



$$t_1 = 0.693 R_B C$$

$$t_2 = 0.693 (R_A + R_B) C$$

$$T = t_1 + t_2$$


$$\text{frequency} = 1/T$$

$$\text{duty cycle} = t_2/T \times 100\%$$


$$R_A \geq 1 \text{ k}\Omega$$

$$R_A + R_B \leq 6.6 \text{ M}\Omega$$

$$C \geq 500 \text{ pF}$$





NE555 Astable



JAGG


Multivibrador Astable



Tip! You can select between American and European circuit symbols by choosing **Options** from the **Tools** menu and clicking on the **Symbols** tab.

555 Astable—Uses a 555 timer in its astable mode to provide an output that constantly oscillates between high and low states.


The pulse rate can be changed by adjusting VR1.




Livewire

0


Multivibrador Astable 555






Contador de Décadas



Display 7 segmentos








Ventaja
Amplio rango de frecuencias

Desventaja
Mala calidad del pulso


Multivibrador Astable





IC	Frequency	
7414	$\approx 0.8/RC$	($R \leq 500 \Omega$)
74LS14	$\approx 0.8/RC$	($R \leq 2 \text{ k}\Omega$)
74HC14	$\approx 1.2/RC$	($R \leq 10 \text{ M}\Omega$)




JAGG






Ventaja: Buena calidad del pulso



Desventaja : poco rango de frecuencias

Tinkercad



JAGG

Proyecto Formativo 10

1.- Manual: (Biestable)


Flip Flop SC (SN74LS00), Eliminador de rebotes

2.- Manual: (Monoestable)


Compuerta Not, Schmitt Trigger (SN74LS14).

3.- Automático: (Astable).

Compuerta Not, Schmitt Trigger retroalimentada (SN7414).



JAGG



Multivibradores, Generadores de pulsos de sincronía

- **Biestable** (dos estados estables, Flip Flops)
 - RS, JK, T, D y **SC** (eliminador de rebotes)

- **Monoestable** (un estado estable y otro transitorio)

- Redisparables (7414, 74121)
- No redisparables (555)

Transición Positiva ↑ y Transición Negativa ↓

Manual

- **Astable** (sin estabilidad)
 - Timer (555 y 7414)

Automático
Frecuencia Variable


JAGG

En esta sesión comprendimos la importancia de los pulsos de sincronía en los sistemas secuenciales síncronos.

- Los multivibradores biestables permiten almacenar un estado lógico y eliminar rebotes.
- Los monoestables generan un único pulso controlado por la duración del RC.
- Los astables producen trenes de pulsos periódicos para sincronizar circuitos.
- Aplicamos estos principios en la práctica PF10, utilizando compuertas SN7400, SN7414, y 555 para construir generadores de reloj manuales y automáticos

La correcta generación y control de los pulsos de sincronía garantiza el funcionamiento estable y predecible de cualquier sistema secuencial, evitando errores de temporización y condiciones de carrera.

PIA



PF10

JAGG